Q.P. Code: 591600

(3 Hours)

[ Total Marks:80

N.I		<ol> <li>Question No.1 is compulsory.</li> <li>Attempt any three out of remaining.</li> <li>Assume suitable data wherever required.</li> </ol>	
1.	(b) (c)	Draw and explain AND gate using pass transistor logic.  Explain drawhack of dynamic CMOS design.  Draw and explain manchester carry circuit.  What are various programming techniques used for EEPROM in Explain	20
		them in short.	
2.	` '	Draw 6T SRAM cell and explain it's read and write operation.  Define scaling? Explain various types of scaling in detail.	10 10
3.		Explain latch up condition in CMOS in detail. What are remedies to avoid latchup. Give and explain the drawback of ripple carry adder. Explain 4 bit CLA adder with it's carry equations, logical network using dynamic CMOS logic.	10 10
4.	(a).	Explain how ESD (electrostatic discharge) affect the MOSFET. Give and explain input protection circuits.	10
	(b)	Give and explain interconnect scaling with its width, length, thickness and capacitances.	10
<b>5.</b>	(b)	Explain various technique of clock generation. Discuss 'H' tree clock distribution.  Consider a CMOS inverter circuits with following parameters	10 10
		VDD = 3.3v VTon = 0.6v VTop = -0.7v, $\mu_n C_{ox} = 60 \mu \text{ A/v}^2$ , $\left(\frac{W}{L}\right)_n = 8$ $\mu_p C_{ox} = 20 \mu \text{A/V}^2$ , $\left(\frac{W}{L}\right)_n = 12$ . Calculate the noise margin.	
6.		te a short note on  (1) Sense ampliter  (2) Barrel shifter  (3) Interconnect parameters	20

## TE-SEM: [ (R-2012) (CBSUS) ETRX 7/6/2016

MITM

Q. P. Code: 592100

	(2 Hours)	Total Marks-40
Note:		
i. ii. iii.	Q.1 is compulsory Attempt any three questions from remaining five. Each question carries 10 marks.	
1. An	swer any five.	
b. c. d. e. f.	Write any four top security concerns.  Define OSI layers.  Write a small note on E-business.  What is search engine?  Explain network management.  What is data mining?  Which are the components of IT Infra?	2 2 2 2 2 2 2
	Define topology. Explain any three common topologies.  Define cabling. Classify cable types and explain in detail.	5 5
3. a. b.	Explain open source software with examples.  Write a detailed note on firewall.	<b>5 5</b>
4. a. b.	Explain the benefits of intranet.  State the types of network. How is optical network different to	from wired network? 5
5.	Discuss the TOD/ID at all the limit the second seco	C.1
a. b.	Discuss the TCP/IP stack. Also list the various functions of Explain the following terms related to storage.  i) Online storage  ii) Near line storage  iii) Offline storage	5 me internet protocol.5
6. Wi i) ii) iii)		10

Internal audit.

10

With neat diagram, explain speed control circuit for hydraulic actuator.

(3 Hours)

Total Marks: 80

N.B.: (1) Question No. 1 is compulsory.

- (2) Attempt any three questions from remaining questions.
- (3) Assume suitable data wherever necessary.
- 1. (a) Explain Quantization and effects of truncation and rounding.

20

- (b) Compare Butterworth and Chebyshev filters.
- (c) What is DTFS. Find DTFS of  $x(n) = \{0,1,2,3\}$  with period, N = 4.
- (d) Explain the concept of Pipelining in Digital Signal Processors.
- 2. (a) If X(n) = n+1 and N = 8, Find X(k) using DIF-FFT algorithm.

10

- (b) Given X (k) =  $\{20, -5.828 j2.414, 0, -0.172 j 0.414, 0, -0.572 + j 0.414, 0, -10 5.828 + j2.414\}$  Find the sequence x(n) using Inverse FFT algorithm.
- 3. (a) Design a Butterworth digital IIR Lowpass filter using Impulse Invariant transformation method for the following specifications.

$$0.707 \le |H(e^{iw})| \le 1.0 \text{ for } 0 \le w \le 0.3\pi$$

$$|H(e^{iw})| \le 0.2 \text{ for } 0.75\pi \le w \le \pi$$

(T = 1sec)

(b) Write down design steps for FIR filter using window techniques. Compare windows.

10

4. (a) A discrete time system has a tansfer function

 $H(z) = \frac{1}{1 - 0.8z^{-1} + 0.12z^{-2}}$ 

A four bit processor is used in which MSB represents sign bit and remaining 3 bits store quantized co-efficients.

- (i) What is the effect of quantization on pole location if direct form II is used for relization.
- (ii) If cascade form is used for relization, then what is the change in the pole values after quantization.
- (iii) In which case (direct form II or Cascade) the shift from the actual pole location due to quantization is less?
- (b) Explain the following terms.

10

- (i) Zero input limit cycle
- (ii) Dead band
- (iii) Truncation
- (iv) Rounding

- Explain Von-Neumann Architecture, Harvard Architecture and modified Harvard architecture in details. How architecture of advanced Digital signal processor is different from modified Harvard architecture. 10
  - Explain VLIW Architecture in detail.

Write short notes on

- Gibb's phenomenon
- Applications of Digital Signal Processors in Biomedical and Audio
- Frequency Transformation in IIR filters.

## Sem-VI (CBGS) ETRX 2015/16.

## Computer Organization

Q.P. Code: 591801

		(3 Hours)	[Total Marks: 80
N.I	(2) A (3) A	Question No.1 is compulsory.  Ittempt any Three questions from remaining of the compulsory of the compulsory of the compulsory of the compulsory.  Igures to the right indicate full marks.	questions.
1.	repres (b) Write (c) Draw	in single and double precision format for flowentation. in brief on nano-programming. Register structure of IA-32 family. in SIMD computer organization.	ating point number 5 5 5 5
2.	impro	in performance measure of computer architective the performance of the system. is microprogramming? Draw and explain Micro	
3.	(b) What FIFO	in sequence counter method of implementing Hais LRU Algorithm? Find the page fault for the for and LRU page replacement policies for the page 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 5. Consider page 1	ollowing string using 10 bage address stream
4.	Consion of 204 a 16 to each of technic	• · · · · · · · · · · · · · · · · · · ·	ry is addressable by any bits are there in or different mapping
	•	in in brief about various DMA transfer modes.	
5.	use of Comr	in Address translation with respect to virtual metal franslation Look aside Buffer (TLB). are RISC and CISC architectures. a note on addressing modes of IA- 32 family.	5
6.	minin (b) What	in data hazard and code hazard in pipelining. In the hazards. It is bus contention? How is it resolved by using bus	
	ser variou	as bus arbitration methods.	


POWER ELECTRONICS-I

QP Code :591902

(3 Hours)

Total Marks:80

- N.B.: (1) Question No. 1 is compulsory.
  - (2) Attempt any three questions out of remaining five questions.
  - (3) Figures to the right indicate full marks.
- 1. (a) Draw and explain dynamic turn on characteristics of SCR 5
  - (b) What is the need of commutation. Explain the any one method of forced 5 communication.
  - (c) Define and explain performance parameters of controlled rectifier 5
  - (d) Draw and explain boost converter. Derive the relation for output load voltage. 5
- 2. (a) Draw and explain semi-converter with the help of circuit diagram and 10 waveforms.
  - (b) Draw and explain Buck-Boost converter with the help of circuit diagram 10 and waveforms Derive the relation for load voltage.
- 3. (a) Explain the working of three phase bridge inverter in 120° conduction mode 5 with resistive load. Draw waveforms.
  - (b) Draw the load voltage waveform for the circuit given below.



- (c) draw and explain SOA of power MOSFET.
- 4. (a) A single phase semi converter is operated from 230V, 50Hz ac supply. 10
   The load resistance is 20Ω. The average output voltage is 30% of the max.

   Possible average output voltage. Determine
  - (i) Firing angle
  - (ii) RMS and Average output current
  - (iii) RMS and average thyristor current
  - (b) Explain in brief single phase cyclo-converter with circuit diagram and 5 waveforms.

[Turn Over

Explain the need of neutrilisation of harmonics of inverters.

- (a) Explain the working of AC full wave control circuit using DIAC-TRIAC. 10 Draw waveforms across load and TRFAC for  $\alpha = 60^{\circ}$ . Derive relation for
  - (b) Explain the multiple pulse width modulation in inverters. Explain the 10 neutrilisation of harmonics.
- 6. (a) Single phase full bridge inverter has a resisistive load of  $R = 3\Omega$  and the 10 dc input voltage Edc = 50V. compute
  - (i) The average output power Po
  - (ii) The average and peak current of each thyristor.
  - (b) Draw and explain switching cha. of GTO
  - (c) Draw and explain snubber circuit.

RMS load voltage.